Difference between revisions of "BayHac2017/Clash"
(Created page with "{| |Project: |Clash |- |Description: |Functional hardware description language |- |Maintainers/liaisons: |Richard Tobias |- |Source: |https://github.com/clash-lang/clash-compi...") |
Dspmathguru (talk | contribs) |
||
Line 16: | Line 16: | ||
|} |
|} |
||
+ | == What is CλaSH == |
||
− | TODO: information on dependencies, testing, etc. |
||
+ | |||
+ | |||
+ | |||
+ | CλaSH (pronounced ‘clash’) is a functional hardware description language that borrows both its syntax and semantics from the functional programming language Haskell. It provides a familiar structural design approach to both combinational and synchronous sequential circuits. The CλaSH compiler transforms these high-level descriptions to low-level synthesizable VHDL, Verilog, or SystemVerilog. |
||
+ | |||
+ | Features of CλaSH: |
||
+ | |||
+ | * Strongly typed, but with a very high degree of type inference, enabling both safe and fast prototyping using concise descriptions. |
||
+ | * Interactive REPL: load your designs in an interpreter and easily test all your component without needing to setup a test bench. |
||
+ | * Compile your designs for fast simulation. |
||
+ | * Higher-order functions, in combination with type inference, result in designs that are fully parametric by default. |
||
+ | * Synchronous sequential circuit design based on streams of values, called Signals, lead to natural descriptions of feedback loops. |
||
+ | * Multiple clock domains, with type safe clock domain crossing. |
||
+ | * Template language for introducing new VHDL/(System)Verilog primitives. |
||
+ | |||
+ | From the CλaSH website http://www.clash-lang.org/ |
||
+ | |||
+ | == CλaSH Projects == |
||
+ | |||
+ | |||
+ | |||
+ | == Good Boards to Bring to BayHac2017 CλaSH Hackathon == |
||
+ | |||
+ | I will bring a few DE0-nano boards to the hackathon. They are quite |
||
+ | inexpensive and can be purchased for about $85 on DigiKey https://www.digikey.com/products/en?mpart=P0082&v=771, adafruit https://www.adafruit.com/products/451 and other locations on the web. |
||
+ | |||
+ | A good list of boards can be found here: https://www.reddit.com/r/haskell/comments/5opec9/haskell_to_hardware_project_clash_701_released/ |
||
+ | |||
+ | The list is copied here (thanks goes to darchon on the subreddit for haskell): |
||
+ | * DE1-SoC (http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=167&No=836) |
||
+ | * SoCKit (http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=167&No=816) |
||
+ | * DE0-nano (http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=139&No=593) |
||
+ | * DE1 (http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=53&No=83) |
Revision as of 00:18, 3 April 2017
Project: | Clash |
Description: | Functional hardware description language |
Maintainers/liaisons: | Richard Tobias |
Source: | https://github.com/clash-lang/clash-compiler |
Website: | http://www.clash-lang.org/ |
What is CλaSH
CλaSH (pronounced ‘clash’) is a functional hardware description language that borrows both its syntax and semantics from the functional programming language Haskell. It provides a familiar structural design approach to both combinational and synchronous sequential circuits. The CλaSH compiler transforms these high-level descriptions to low-level synthesizable VHDL, Verilog, or SystemVerilog.
Features of CλaSH:
- Strongly typed, but with a very high degree of type inference, enabling both safe and fast prototyping using concise descriptions.
- Interactive REPL: load your designs in an interpreter and easily test all your component without needing to setup a test bench.
- Compile your designs for fast simulation.
- Higher-order functions, in combination with type inference, result in designs that are fully parametric by default.
- Synchronous sequential circuit design based on streams of values, called Signals, lead to natural descriptions of feedback loops.
- Multiple clock domains, with type safe clock domain crossing.
- Template language for introducing new VHDL/(System)Verilog primitives.
From the CλaSH website http://www.clash-lang.org/
CλaSH Projects
Good Boards to Bring to BayHac2017 CλaSH Hackathon
I will bring a few DE0-nano boards to the hackathon. They are quite inexpensive and can be purchased for about $85 on DigiKey https://www.digikey.com/products/en?mpart=P0082&v=771, adafruit https://www.adafruit.com/products/451 and other locations on the web.
A good list of boards can be found here: https://www.reddit.com/r/haskell/comments/5opec9/haskell_to_hardware_project_clash_701_released/
The list is copied here (thanks goes to darchon on the subreddit for haskell):
- DE1-SoC (http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=167&No=836)
- SoCKit (http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=167&No=816)
- DE0-nano (http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=139&No=593)
- DE1 (http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=53&No=83)